Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation

Full Text: PdfPdf Buy this ArticleBuy this Article
Authors: Gerhard Schrom Intel, Hillsboro, OR
Peter Hazucha Intel, Hillsboro, OR
Jae-Hong Hahn Intel, Hillsboro, OR
Volkan Kursun University of Rochester, NY
Donald Gardner Intel, Hillsboro, OR
Siva Narendra Intel, Hillsboro, OR
Tanay Karnik Intel, Hillsboro, OR
Vivek De Intel, Hillsboro, OR
Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation Published by ACM 2004 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 28
· Downloads (cumulative): 518
· Citation Count: 5

Published in:
· Proceeding
ISLPED '04 Proceedings of the 2004 international symposium on Low power electronics and design
Pages 263 - 268
ACM New York, NY, USA ©2004
table of contents ISBN:1-58113-929-2 doi>10.1145/1013235.1013302

Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder