High-level power analysis for on-chip networks

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: Noel Eisley Princeton University, Princeton, NJ
Li-Shiuan Peh Princeton University, Princeton, NJ
Published in:
Cover Image
 
· Proceeding
CASES '04 Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Pages 104-115
ACM New York, NY, USA ©2004
table of contents ISBN:1-58113-890-3 doi>10.1145/1023833.1023849
High-level power analysis for on-chip networks Published by ACM 2004 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 4
· Downloads (12 Months): 37
· Downloads (cumulative): 807
· Citation Count: 32


Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder