SIGN IN
SIGN UP
Coordinated parallelizing compiler optimizations and high-level synthesis
Full Text:
Pdf
Buy this Article
Authors:
Sumit Gupta
Tallwood Venture Capital, Palo Alto, CA
Rajesh Kumar Gupta
University of California, San Deigo, La Jolla, CA
Nikil D. Dutt
University of California, Irvine, CA
Alexandru Nicolau
University of California, Irvine, CA
2004 Article
Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 37
· Downloads (cumulative): 2,279
· Citation Count: 11
Published in:
· Journal
ACM Transactions on Design Automation of Electronic Systems (TODAES)
TODAES Homepage
archive
Volume 9 Issue 4, October 2004
Pages 441 - 470
ACM
New York, NY
, USA
table of contents
doi>
10.1145/1027084.1027087
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
algorithms
code motions
common subexpression elimination
design
design
dynamic cse
embedded systems
high-level synthesis
parallelizing transformations
performance
presynthesis
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder