1-V 7-mW dual-band fast-locked frequency synthesizer

doi:10.1145/1057661.1057764

SIGN IN SIGN UP

1-V 7-mW dual-band fast-locked frequency synthesizer

Full Text:

Pdf

Buy this Article

Authors:	Vikas Sharma	University of Wisconsin-Madison, Madison,WI
	Chien-Liang Chen	National Taiwan University, Taipei, Taiwan
	Chung-Ping Chen	University of Wisconsin-Madison, Madison,WI

Published in:

	· Proceeding
	GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
	ACM New York, NY, USA ©2005 table of contents ISBN:1-59593-057-4 doi>10.1145/1057661.1057764

	2005 Article
Bibliometrics
· Downloads (6 Weeks): 1 · Downloads (12 Months): 2 · Citation Count: 0

Tools and Resources

Buy this Article
Request Permissions
TOC Service:
- Email
- RSS
Save to Binder
Export Formats:
- BibTeX
- EndNote
- ACM Ref
Upcoming Conference:
- GLSVLSI'12

Share:

|

Tags: design frequency synthesizer hiperlan low-power design miscellaneous performance phase noise phase-locked loops voltage-controlled oscillator wlan

Feedback | Switch to single page view (no tabs)

**Javascript is not enabled and is required for the "tabbed view" or switch to the single page view**

Powered by

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2012 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:

Adobe Acrobat

QuickTime

Windows Media Player

Real Player

The ACM Guide to Computing Literature

All Tags

Export Formats

Save to Binder