SIGN IN
SIGN UP
Explaining the gap between ASIC and custom power: a custom perspective
Full Text:
PDF
Buy this Article
Authors:
Andrew Chang
Cadence Design Systems, Inc., San Jose, CA
William J. Dally
Stanford University, Stanford, CA
Published in:
· Proceeding
DAC '05
Proceedings of the 42nd annual Design Automation Conference
Pages 281-284
ACM
New York, NY
, USA
©2005
table of contents
ISBN:1-59593-058-2
doi>
10.1145/1065579.1065652
2005 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 15
· Downloads (cumulative): 240
· Citation Count: 3
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '13
Share:
|
Tags:
asic
custom circuits
design
eda
energy efficiency
experimentation
general
low power
normalized metrics
performance
technology scaling
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder