Designing logic circuits for probabilistic computation in the presence of noise

doi:10.1145/1065579.1065706

Designing logic circuits for probabilistic computation in the presence of noise

Full Text:

PDF

Buy this Article

Authors:	K. Nepal	Brown University, Providence, RI
	R. I. Bahar	Brown University, Providence, RI
	J. Mundy	Brown University, Providence, RI
	W. R. Patterson	Brown University, Providence, RI
	A. Zaslavsky	Brown University, Providence, RI

	2005 Article
Bibliometrics
· Downloads (6 Weeks): 1 · Downloads (12 Months): 24 · Downloads (cumulative): 311 · Citation Count: 17

Published in:

· Proceeding

DAC '05 Proceedings of the 42nd annual Design Automation Conference

Pages 485-490
ACM New York, NY, USA ©2005
table of contents ISBN:1-59593-058-2 doi>10.1145/1065579.1065706

Tools and Resources

Buy this Article
Request Permissions
TOC Service:
- Email
- RSS
Save to Binder
Export Formats:
- BibTeX
- EndNote
- ACM Ref
Upcoming Conference:
- DAC '13

Share:

|

Tags: design emerging technologies markov random fields nanodevices noise immunity probabilistic computing reliability reliability reliability, testing, and fault-tolerance subthreshold operation

Feedback | Switch to single page view (no tabs)

**Javascript is not enabled and is required for the "tabbed view" or switch to the single page view**

Powered by

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:

Adobe Acrobat

QuickTime

Windows Media Player

Real Player

The ACM Guide to Computing Literature

All Tags

Export Formats

Save to Binder