SIGN IN
SIGN UP
Path delay test compaction with process variation tolerance
Full Text:
PDF
Buy this Article
Authors:
Seiji Kajihara
Kyushu Institute of Technology, Iizuka, Japan
Masayasu Fukunaga
Kyushu Institute of Technology, Iizuka, Japan
Xiaoqing Wen
Kyushu Institute of Technology, Iizuka, Japan
Toshiyuki Maeda
Semiconductor Technology Academic Research Center, Yokohama, Japan
Shuji Hamada
Semiconductor Technology Academic Research Center, Yokohama, Japan
Yasuo Sato
Semiconductor Technology Academic Research Center, Yokohama, Japan
2005 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 9
· Downloads (cumulative): 193
· Citation Count: 2
Published in:
· Proceeding
DAC '05
Proceedings of the 42nd annual Design Automation Conference
Pages 845-850
ACM
New York, NY
, USA
©2005
table of contents
ISBN:1-59593-058-2
doi>
10.1145/1065579.1065802
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '13
Share:
|
Tags:
delay testing
experimentation
path delay fault
process variation
test compaction
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder