SIGN IN
SIGN UP
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
Full Text:
Pdf
Buy this Article
Authors:
Dac Pham
IBM Systems and Technology Group, Austin, TX
Hans-Werner Anderson
IBM Systems and Technology Group, Austin, TX
Erwin Behnen
IBM Systems and Technology Group, Austin, TX
Mark Bolliger
IBM Systems and Technology Group, Austin, TX
Sanjay Gupta
IBM Systems and Technology Group, Austin, TX
Peter Hofstee
IBM Systems and Technology Group, Austin, TX
Paul Harvey
IBM Systems and Technology Group, Austin, TX
Charles Johns
IBM Systems and Technology Group, Austin, TX
Jim Kahle
IBM Systems and Technology Group, Austin, TX
Atsushi Kameyama
Toshiba America Electronic Components, Austin, TX
John Keaty
IBM Systems and Technology Group, Austin, TX
Bob Le
IBM Systems and Technology Group, Austin, TX
Sang Lee
IBM Systems and Technology Group, Austin, TX
Tuyen Nguyen
IBM Systems and Technology Group, Austin, TX
John Petrovick
IBM Systems and Technology Group, Austin, TX
Mydung Pham
IBM Systems and Technology Group, Austin, TX
Juergen Pille
IBM Systems and Technology Group, Austin, TX
Stephen Posluszny
IBM Systems and Technology Group, Austin, TX
Mack Riley
IBM Systems and Technology Group, Austin, TX
Joseph Verock
IBM Systems and Technology Group, Austin, TX
James Warnock
IBM Systems and Technology Group, Austin, TX
Steve Weitzel
IBM Systems and Technology Group, Austin, TX
Dieter Wendel
IBM Systems and Technology Group, Austin, TX
2006 Article
Bibliometrics
· Downloads (6 Weeks): 4
· Downloads (12 Months): 13
· Downloads (cumulative): 612
· Citation Count: 5
Published in:
· Proceeding
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Pages 871 - 878
IEEE Press
Piscataway, NJ
, USA
©2006
table of contents
ISBN:0-7803-9451-8
doi>
10.1145/1118299.1118497
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
ASPDAC 2014
Share:
|
Tags:
64-bit power architecture
cell processor
clock distribution
correct-by-construction
design
design dependency solution
design environment
design hierarchy
design studies
digital thermal sensor
flexible io
hardware content protection
high-performance latch
linear sensor
linux
local clock buffer
modularity
multi-core
multi-operating system
multi-threading
performance
power management
re-use
real-time system
soc
soi
synergistic processor
theory
thermal management
virtualization technology
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder