SIGN IN
SIGN UP
2 Gbps SerDes design based on IBM Cu-11 (130nm) standard cell technology
Full Text:
PDF
Buy this Article
Authors:
Rashed Zafar Bhatti
University of Southern California, Marina del Rey, CA
Monty Denneau
IBM T.J. Watson Research Center, Yorktown Heights, NY
Jeff Draper
University of Southern California, Marina del Rey, CA
Published in:
· Proceeding
GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Pages 198-203
ACM
New York, NY
, USA
©2006
table of contents
ISBN:1-59593-347-6
doi>
10.1145/1127908.1127956
2006 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 9
· Downloads (cumulative): 377
· Citation Count: 0
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
cdr
cml driver
design
dll
duty cycle correction
interconnections
jitter and skew compensation
lvds
measurement
phase detection
pll
serdes
standard cell based serializer and deserializer circuits for high speed signaling
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder