SIGN IN
SIGN UP
LVS verification across multiple power domains for a quad-core microprocessor
Full Text:
Pdf
Buy this Article
Authors:
Wei Li
Broadcom Corp., Santa Clara, CA
Daniel Blakely
Broadcom Corp., Santa Clara, CA
Scott Van Sooy
Broadcom Corp., Santa Clara, CA
Keven Dunn
Broadcom Corp., Santa Clara, CA
David Kidd
Broadcom Corp., Santa Clara, CA
Robert Rogenmoser
Broadcom Corp., Santa Clara, CA
Dian Zhou
University of Texas at Dallas, Richardson, TX
2006 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 15
· Downloads (cumulative): 430
· Citation Count: 0
Published in:
· Journal
ACM Transactions on Design Automation of Electronic Systems (TODAES)
TODAES Homepage
archive
Volume 11 Issue 2, April 2006
Pages 490 - 500
ACM
New York, NY
, USA
table of contents
doi>
10.1145/1142155.1142166
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
computer-aided design
design
layout
lvs
microprocessors and microcomputers
multi-core microprocessor
physical verification
verification
verification
vlsi
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder