A network security processor design based on an integrated SOC design and test platform

doi:10.1145/1146909.1147039

SIGN IN SIGN UP

A network security processor design based on an integrated SOC design and test platform

Full Text:

PDF

Buy this Article

Authors:	Chen-Hsing Wang	NTHU, Hsinchu, Taiwan
	Chih-Yen Lo	NTHU, Hsinchu, Taiwan
	Min-Sheng Lee	NTHU, Hsinchu, Taiwan
	Jen-Chieh Yeh	NTHU, Hsinchu, Taiwan
	Chih-Tsun Huang	NTHU, Hsinchu, Taiwan
	Cheng-Wen Wu	NTHU, Hsinchu, Taiwan
	Shi-Yu Huang	NTHU, Hsinchu, Taiwan

	2006 Article
Bibliometrics
· Downloads (6 Weeks): 1 · Downloads (12 Months): 27 · Citation Count: 2

Published in:

	· Proceeding
	DAC '06 Proceedings of the 43rd annual Design Automation Conference
	ACM New York, NY, USA ©2006 table of contents ISBN:1-59593-381-6 doi>10.1145/1146909.1147039

Tools and Resources

Buy this Article
Request Permissions
TOC Service:
- Email
- RSS
Save to Binder
Export Formats:
- BibTeX
- EndNote
- ACM Ref
Upcoming Conference:
- DAC '12

Share:

|

Tags: aes algorithms implemented in hardware amba design hmac-md5 hmac-sha1 rng rsa security vlsi

Feedback | Switch to single page view (no tabs)

**Javascript is not enabled and is required for the "tabbed view" or switch to the single page view**

Powered by

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2012 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:

Adobe Acrobat

QuickTime

Windows Media Player

Real Player

The ACM Guide to Computing Literature

All Tags

Export Formats

Save to Binder