SIGN IN
SIGN UP
Clock buffer and wire sizing using sequential programming
Full Text:
PDF
Buy this Article
Authors:
Matthew R. Guthaus
University of Michigan, Ann Arbor, MI
Dennis Sylvester
University of Michigan, Ann Arbor, MI
Richard B. Brown
University of Utah, Salt Lake City, UT
Published in:
· Proceeding
DAC '06
Proceedings of the 43rd annual Design Automation Conference
Pages 1041-1046
ACM
New York, NY
, USA
©2006
table of contents
ISBN:1-59593-381-6
doi>
10.1145/1146909.1147171
2006 Article
Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 13
· Downloads (cumulative): 228
· Citation Count: 11
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '13
Share:
|
Tags:
algorithms
clock tree synthesis
design
robust design
skew
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder