SIGN IN
SIGN UP
Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits
Full Text:
PDF
Buy this Article
Authors:
Yu Wang
Tsinghua University, Beijing, P.R.China
Yongpan Liu
Tsinghua University, Beijing, P.R.China
Rong Luo
Tsinghua University, Beijing, P.R.China
Huazhong Yang
Tsinghua University, Beijing, P.R.China
Hui Wang
Tsinghua University, Beijing, P.R.China
2006 Article
Bibliometrics
· Downloads (6 Weeks): 4
· Downloads (12 Months): 11
· Downloads (cumulative): 224
· Citation Count: 2
Published in:
· Proceeding
ISLPED '06
Proceedings of the 2006 international symposium on Low power electronics and design
Pages 238-243
ACM
New York, NY
, USA
©2006
table of contents
ISBN:1-59593-462-6
doi>
10.1145/1165573.1165631
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
ISLPED'13
Share:
|
Tags:
algorithms
computer-aided design
design
leakage current reduction
mixed integer linear programming
optimization
two-phase fine-grain sleep transistor insertion
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder