SIGN IN
SIGN UP
Improving instruction cache performance in OLTP
Full Text:
PDF
Buy this Article
Authors:
Stavros Harizopoulos
MIT CSAIL, Cambridge, MA
Anastassia Ailamaki
Carnegie Mellon University, Pittsburgh, PA
Published in:
· Journal
ACM Transactions on Database Systems (TODS)
TODS Homepage
archive
Volume 31 Issue 3, September 2006
Pages 887-920
ACM
New York, NY
, USA
table of contents
doi>
10.1145/1166074.1166079
2006 Article
Bibliometrics
· Downloads (6 Weeks): 5
· Downloads (12 Months): 43
· Downloads (cumulative): 793
· Citation Count: 9
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
cache misses
concurrency
design
instruction cache
performance
scheduling
threads
transaction processing
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder