SIGN IN
SIGN UP
Design fault directed test generation for microprocessor validation
Full Text:
Pdf
Buy this Article
Authors:
Deepak A. Mathaikutty
FERMAT Lab, Virginia Tech Blacksburg, VA
Sandeep K. Shukla
FERMAT Lab, Virginia Tech Blacksburg, VA
Sreekumar V. Kodakara
The University of Minnesota, Minneapolis, MN
David Lilja
The University of Minnesota, Minneapolis, MN
Ajit Dingankar
Validation Tools, Intel Corporation, Folsom, CA
2007 Article
Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 6
· Citation Count: 1
Published in:
· Proceeding
DATE '07
Proceedings of the conference on Design, automation and test in Europe
EDA Consortium
San Jose, CA
, USA
©2007
table of contents
ISBN: 978-3-9810801-2-4
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder