SIGN IN
SIGN UP
Evolution of synthetic RTL benchmark circuits with predefined testability
Full Text:
Pdf
Buy this Article
Authors:
Tomas Pecenka
ON Semiconductor, Roznov pod Radhostem, Czech Republic
Lukas Sekanina
Brno University of Technology, Brno, Czech Republic
Zdenek Kotasek
Brno University of Technology, Brno, Czech Republic
Published in:
· Journal
ACM Transactions on Design Automation of Electronic Systems (TODAES)
TODAES Homepage
archive
Volume 13 Issue 3, July 2008
ACM
New York, NY
, USA
table of contents
doi>
10.1145/1367045.1367063
2008 Article
Research
Refereed
Bibliometrics
· Downloads (6 Weeks): 4
· Downloads (12 Months): 28
· Citation Count: 4
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
benchmark circuit
design
evolvable hardware
reliability, testing, and fault-tolerance
testability analysis
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder