Efficient implementation of sorting on multi-core SIMD CPU architecture

doi:10.1145/1454159.1454171

Efficient implementation of sorting on multi-core SIMD CPU architecture

Full Text:

PDF

Buy this Article

Authors:	Jatin Chhugani	Intel Corporation
	Anthony D. Nguyen	Intel Corporation
	Victor W. Lee	Intel Corporation
	William Macy	Intel Corporation
	Mostafa Hagog	Intel Corporation
	Yen-Kuang Chen	Intel Corporation
	Akram Baransi	Intel Corporation
	Sanjeev Kumar	Intel Corporation
	Pradeep Dubey	Intel Corporation

	2008 Article
Bibliometrics
· Downloads (6 Weeks): 27 · Downloads (12 Months): 216 · Citation Count: 12

Published in:

	· Journal
	Proceedings of the VLDB Endowment VLDB Endowment Hompage archive
	Volume 1 Issue 2, August 2008 VLDB Endowment table of contents doi>10.1145/1454159.1454171

Tools and Resources

Buy this Article
TOC Service:
- Email
- RSS
Save to Binder
Export Formats:
- BibTeX
- EndNote
- ACM Ref

Tags: algorithms design modeling methodologies performance performance attributes single-instruction-stream, multiple-data-stream processors sorting and searching

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2012 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:

Adobe Acrobat

QuickTime

Windows Media Player

Real Player