SIGN IN
SIGN UP
CoMPSoC: A template for composable and predictable multi-processor system on chips
Full Text:
Pdf
Buy this Article
Authors:
Andreas Hansson
Eindhoven University of Technology, Postbus, Eindhoven, The Netherlands
Kees Goossens
NXP Semiconductors and Delft University of Technology, Postbus, Eindhoven
Marco Bekooij
NXP Semiconductors
Jos Huisken
Silicon Hive
2009 Article
Research
Refereed
Bibliometrics
· Downloads (6 Weeks): 8
· Downloads (12 Months): 97
· Downloads (cumulative): 654
· Citation Count: 14
Published in:
· Journal
ACM Transactions on Design Automation of Electronic Systems (TODAES)
TODAES Homepage
archive
Volume 14 Issue 1, January 2009
Article No. 2
ACM
New York, NY
, USA
table of contents
doi>
10.1145/1455229.1455231
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
composable
design
model of computation
network on chip
performance
performance analysis and design aids
predictable
system on chip
verification
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder