SIGN IN
SIGN UP
Automatic generation of a parallel tile processing unit for algorithms with non-affine array references
Full Text:
Pdf
Buy this Article
Authors:
Rosilde Corvino
CNRS, GIPSA-lab, Grenoble, France
Stephane Mancini
CNRS, GIPSA-lab, Grenoble, France
Roberto Guizzetti
STMicroelectronics, Crolles, France
Published in:
· Proceeding
IFMT '08 Proceedings of the 1st international forum on Next-generation multicore/manycore technologies
ACM
New York, NY
, USA
©2008
table of contents
ISBN: 978-1-60558-407-2
doi>
10.1145/1463768.1463783
2008 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 12
· Citation Count: 0
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
algorithms
array and vector processors
cache memories
computations scheduling
design
design space exploration
high-level synthesis
mapping
non-affine array references
performance
super-tiling
tiling
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder