SIGN IN
SIGN UP
Scalable don't-care-based logic optimization and resynthesis
Full Text:
PDF
Buy this Article
Authors:
Alan Mishchenko
UC Berkeley, Berkeley, USA
Robert Brayton
UC Berkeley, Berkeley, USA
Jie-Hong Roland Jiang
National Taiwan University, Taipei, Taiwan Roc
Stephen Jang
Xilinx Inc., San Jose, USA
2009 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 26
· Downloads (cumulative): 246
· Citation Count: 10
Published in:
· Proceeding
FPGA '09
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Pages 151-160
ACM
New York, NY
, USA
©2009
table of contents
ISBN: 978-1-60558-410-2
doi>
10.1145/1508128.1508152
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
FPGA'14
Share:
|
Tags:
algorithms
automatic synthesis
boolean satisfiability
experimentation
fpga
gate arrays
interpolation
logic optimization
optimization
performance
technology mapping
windowing
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder