SIGN IN
SIGN UP
Development of full-HD multi-standard video CODEC IP based on heterogeneous multiprocessor architecture
Full Text:
Pdf
Buy this Article
Authors:
Hiroaki Nakata
Hitachi Ltd., Tokyo, Japan
Koji Hosogi
Hitachi Ltd., Tokyo, Japan
Masakazu Ehama
Hitachi Ltd., Tokyo, Japan
Takafumi Yuasa
Hitachi Ltd., Tokyo, Japan
Toru Fujihira
Hitachi Ltd., Tokyo, Japan
Kenichi Iwata
Renesas Technology Corp., Tokyo, Japan
Motoki Kimura
Renesas Technology Corp., Tokyo, Japan
Fumitaka Izuhara
Renesas Technology Corp., Tokyo, Japan
Seiji Mochizuki
Renesas Technology Corp., Tokyo, Japan
Masaki Nobori
Renesas Technology Corp., Tokyo, Japan
2009 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 25
· Citation Count: 0
Published in:
· Proceeding
ASP-DAC '09
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
IEEE Press
Piscataway, NJ
, USA
©2009
table of contents
ISBN: 978-1-4244-2748-2
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder