SIGN IN
SIGN UP
Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs
Full Text:
Pdf
Buy this Article
Authors:
Ping-Hung Yuh
National Taiwan University, Taipei, Taiwan
Chia-Lin Yang
National Taiwan University, Taipei, Taiwan
Chi-Feng Li
National Taiwan University, Taipei, Taiwan
Chung-Hsiang Lin
National Taiwan University, Taipei, Taiwan
2009 Article
Research
Refereed
Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 49
· Citation Count: 0
Published in:
· Journal
ACM Transactions on Design Automation of Electronic Systems (TODAES)
TODAES Homepage
archive
Volume 14 Issue 4, August 2009
ACM
New York, NY
, USA
table of contents
doi>
10.1145/1562514.1562520
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
algorithms
design
design aids
leakage
partially dynamical reconfiguration
performance
placement
reconfigurable computing
scheduling
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder