Functional verification of power gate design in SystemC RTL

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: George Sobral Silveira Universidade Federal de Campina Grande, Campina Grande, PB - Brazil
Alisson Vasconcelos Brito Universidade Federal da Paraíba, Center Rio Tinto, PB - Brazil
Elmar U. K. Melcher Universidade Federal de Campina Grande, Campina Grande, PB - Brazil
Published in:
Cover Image
 
· Proceeding
SBCCI '09 Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
Article No. 52
ACM New York, NY, USA ©2009
table of contents ISBN: 978-1-60558-705-9 doi>10.1145/1601896.1601963
Functional verification of power gate design in SystemC RTL Published by ACM 2009 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 18
· Downloads (cumulative): 77
· Citation Count: 2


Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder