SIGN IN
SIGN UP
A performance model and code overlay generator for scratchpad enhanced embedded processors
Full Text:
Pdf
Buy this Article
Authors:
Michael A. Baker
Arizona State University, Tempe, AZ, USA
Amrit Panda
Arizona State University, Tempe, AZ, USA
Nikhil Ghadge
Arizona State University, Tempe, AZ, USA
Aniruddha Kadne
Arizona State University, Tempe, AZ, USA
Karam S. Chatha
Arizona State University, Tempe, AZ, USA
2010 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 21
· Downloads (cumulative): 85
· Citation Count: 1
Published in:
· Proceeding
CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Pages 287-296
ACM
New York, NY
, USA
©2010
table of contents
ISBN: 978-1-60558-905-3
doi>
10.1145/1878961.1879011
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
algorithms
cell broadband engine
code mapping
code overlay
compiler
design
embedded systems
experimentation
optimization
performance
scratchpad memory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder