SIGN IN
SIGN UP
Parallelizing the H.264 decoder on the cell BE architecture
Full Text:
PDF
Buy this Article
Authors:
Yongjin Cho
Seoul National University, Seoul, South Korea
Seungkyun Kim
Seoul National University, Seoul, South Korea
Jaejin Lee
Seoul National University, Seoul, South Korea
Heonshik Shin
Seoul National University, Seoul, South Korea
2010 Article
Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 50
· Downloads (cumulative): 161
· Citation Count: 1
Published in:
· Proceeding
EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
Pages 49-58
ACM
New York, NY
, USA
©2010
table of contents
ISBN: 978-1-60558-904-6
doi>
10.1145/1879021.1879029
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
cell be processor
design
experimentation
h.264 decoder
macroblock prefetching
management
measurement
parallel programming
parallelization
performance
software cache
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder