Power and area optimisation in heterogeneous 3D networks-on-chip architectures

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: Michael Opoku Agyeman Glasgow Caledonian University, Glasgow, UK
Ali Ahmadinia Glasgow Caledonian University, Glasgow, UK
Published in:
Cover Image
 
· Newsletter
ACM SIGARCH Computer Architecture News archive
Volume 39 Issue 4, September 2011
Pages 106-107
ACM New York, NY, USA
table of contents doi>10.1145/2082156.2082187
Power and area optimisation in heterogeneous 3D networks-on-chip architectures Published by ACM 2011 Article
  • Poster
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 38
· Downloads (cumulative): 72
· Citation Count: 0


Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder