SIGN IN
SIGN UP
A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation
Full Text:
PDF
Buy this Article
Authors:
Sameh Asaad
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Ralph Bellofatto
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Bernard Brezzo
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Chuck Haymes
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Mohit Kapur
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Benjamin Parker
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Thomas Roewer
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Proshanta Saha
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
Todd Takken
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
José Tierno
IBM T.J.Watson Research Center, Yorktown Heights, NY, USA
2012 Article
Bibliometrics
· Downloads (6 Weeks): 13
· Downloads (12 Months): 180
· Downloads (cumulative): 277
· Citation Count: 5
Published in:
· Proceeding
FPGA '12
Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Pages 153-162
ACM
New York, NY
, USA
©2012
table of contents
ISBN: 978-1-4503-1155-7
doi>
10.1145/2145694.2145720
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
FPGA'14
Share:
|
Tags:
design
fpga-based acceleration
general
logic emulation
multi-core
performance
performance analysis and design aids
verification
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder