SIGN IN
SIGN UP
Constraint-driven automatic generation of interconnect for partially reconfigurable architectures (abstract only)
Authors:
André Seffrin
Center for Advanced Security Research Darmstadt, Darmstadt, Germany
Sorin A. Huss
TU Darmstadt, Darmstadt, Germany
Published in:
· Proceeding
FPGA '12
Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Pages 267-267
ACM
New York, NY
, USA
©2012
table of contents
ISBN: 978-1-4503-1155-7
doi>
10.1145/2145694.2145748
2012 Article
Poster
Bibliometrics
· Downloads (6 Weeks): n/a
· Downloads (12 Months): n/a
· Downloads (cumulative): n/a
· Citation Count: 0
Tools and Resources
Buy this Article in Print
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
FPGA'14
Share:
|
Tags:
constraint-based design
crossbar
design
interconnect
optimization
partial dynamic reconfiguration
port assignment
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder