SIGN IN
SIGN UP
A novel power-gating scheme utilizing data retentiveness on caches
Full Text:
PDF
Buy this Article
Authors:
Kyundong Kim
The University of Tokyo, Tokyo, Japan
Seidai Takeda
The University of Tokyo, Tokyo, Japan
Shinobu Miwa
The University of Tokyo, Tokyo, Japan
Hiroshi Nakamura
The University of Tokyo, Tokyo, Japan
2012 Article
Poster
Bibliometrics
· Downloads (6 Weeks): 9
· Downloads (12 Months): 64
· Downloads (cumulative): 64
· Citation Count: 0
Published in:
· Proceeding
GLSVLSI '12
Proceedings of the great lakes symposium on VLSI
Pages 91-94
ACM
New York, NY
, USA
©2012
table of contents
ISBN: 978-1-4503-1244-8
doi>
10.1145/2206781.2206805
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
cache
cache memories
design
leakage
low-power
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder