SIGN IN
SIGN UP
Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors
Full Text:
PDF
Buy this Article
Authors:
Shashikanth Bobba
LSI, EPFL, Lausanne, Switzerland
Michele De Marchi
LSI, EPFL, Lausanne, Switzerland
Yusuf Leblebici
LSM, EPFL, Lausanne, Switzerland
Giovanni De Micheli
LSI, EPFL, Lausanne, Switzerland
2012 Article
Bibliometrics
· Downloads (6 Weeks): 5
· Downloads (12 Months): 134
· Downloads (cumulative): 134
· Citation Count: 0
Published in:
· Proceeding
DAC '12
Proceedings of the 49th Annual Design Automation Conference
Pages 42-47
ACM
New York, NY
, USA
©2012
table of contents
ISBN: 978-1-4503-1199-1
doi>
10.1145/2228360.2228369
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '13
Share:
|
Tags:
advanced technologies
ambipolar devices
design
layout
performance
regular
regular layouts
silicon nanowire fet
tile
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder