Implementation trade-offs in using a restricted data flow architecture in a high performance RISC microprocessor

Full Text:

PDF

Buy this Article

Authors:	M. Simone	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA
	A. Essen	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA
	A. Ike	Fujitsu Limited, Kawasaki, Japan
	A. Krishnamoorthy	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA
	T. Maruyama	Fujitsu Limited, Kawasaki, Japan
	N. Patkar	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA
	M. Ramaswami	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA
	M. Shebanow	Cyrix Corp., Richardson, Texas
	V. Thirumalaiswamy	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA
	D. Tovey	HaL Computer Systems, Inc., 1315 Dell Avenue, Campbell, CA

	1995 Article
Bibliometrics
· Downloads (6 Weeks): 0 · Downloads (12 Months): 5 · Downloads (cumulative): 304 · Citation Count: 3

Published in:

	· Proceeding
	ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
	Pages 151-162 ACM New York, NY, USA ©1995 table of contents ISBN:0-89791-698-0 doi>10.1145/223982.224411
	· Newsletter
	ACM SIGARCH Computer Architecture News - Special Issue: Proceedings of the 22nd annual international symposium on Computer architecture (ISCA '95) Homepage
	Volume 23 Issue 2, May 1995 Pages 151-162 ACM New York, NY, USA table of contents doi>10.1145/225830.224411

Tools and Resources

Tags: algorithms data-flow architectures design modeling techniques performance performance attributes sparc theory