SIGN IN
SIGN UP
The formal verification of a pipelined double-precision IEEE floating-point multiplier
Full Text:
PDF
Buy this Article
Authors:
Mark D. Aagaard
Dept. of Comp. Sci, Univ. of British Columbia, Vancouver B.C., V6T 1Z4 Canada
Carl-Johan H. Seger
Dept. of Comp. Sci, Univ. of British Columbia, Vancouver B.C., V6T 1Z4 Canada
Published in:
· Proceeding
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Pages 7-10
IEEE Computer Society
Washington, DC
, USA
©1995
table of contents
ISBN:0-8186-7213-7
1995 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 17
· Downloads (cumulative): 303
· Citation Count: 13
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
ICCAD'13
Publisher Site
Share:
|
Tags:
hardware verification, floating-point arithmetic, ansi/ieee std 754-1985, model checking, theorem proving
specifying and verifying and reasoning about programs
theory
verification
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder