Power vs. delay in gate sizing: conflicting objectives?

Full Text:

Pdf

Buy this Article

Authors:	Sachin S. Sapatnekar	Department of ECE, Iowa State University, Ames, IA
	Weitong Chuang	Macronix Semiconductor Co., Science-based Industrial Park, Hsinchu, Taiwan 300

Published in:

	· Proceeding
	ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
	IEEE Computer Society Washington, DC, USA ©1995 table of contents ISBN:0-8186-7213-7

	1995 Article
Bibliometrics
· Downloads (6 Weeks): 0 · Downloads (12 Months): 10 · Citation Count: 11

Tools and Resources

Tags: circuit cad circuit optimisation cmos digital integrated circuits convex programming design aids dynamic power gate sizing integrated circuit design logic cad logic design measurement optimization optimization problem performance power-delay tradeoffs short-circuit power theory