SIGN IN
SIGN UP
From VHDL to efficient and first-time-right designs: a formal approach
Full Text:
Pdf
Buy this Article
Authors:
Peter F. A. Middelhoek
Univ. of Twente, The Netherlands
Sreeranga P. Rajan
Fujitsu Labs. of America
Published in:
· Journal
ACM Transactions on Design Automation of Electronic Systems (TODAES)
TODAES Homepage
archive
Volume 1 Issue 2, April 1996
Pages 205 - 250
ACM
New York, NY
, USA
table of contents
doi>
10.1145/233539.233541
1996 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 35
· Downloads (cumulative): 791
· Citation Count: 2
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Share:
|
Tags:
applicative languages
arithmetic and logic units
automatic synthesis
cdfg
computer-aided design
control design
correctness by construction
correctness proofs
data-flow languages
data-path design
design
design methodology
hardware description languages
human factors
languages
mechanical theorem proving
mechanical verification
optimization
rapid system prototyping
sfg
styles
theory
transformational design
verification
verification
vhdl
vhdl
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder