SIGN IN
SIGN UP
A graded-channel MOS (GCMOS) VLSI technology for low power DSP applications
Full Text:
PDF
Buy this Article
Authors:
J. Ma
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
H. Liang
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
M. Kaneshiro
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
C. Kyono
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
R. Pryor
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
K. Papworth
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
S. Cheng
Advanced Custom Technologies, Motorola, 2200 W.Broadway Rd., Mesa, AZ
1996 Article
Bibliometrics
· Downloads (6 Weeks): 0
· Downloads (12 Months): 4
· Downloads (cumulative): 89
· Citation Count: 0
Published in:
· Proceeding
ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Pages 129-132
IEEE Press
Piscataway, NJ
, USA
©1996
table of contents
ISBN:0-7803-3571-6
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
ISLPED'13
Share:
|
Tags:
design
general
performance
reliability and testing
vlsi
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder