Process multi-circuit optimization

doi:10.1145/277044.277149

Process multi-circuit optimization

Full Text:

PDF

Buy this Article

Authors:	Arun Lokanathan	Computer Science and Engineering, University of Notre Dame, Notre Dame, IN
	Jay Brockman	Computer Science and Engineering, University of Notre Dame, Notre Dame, IN

Published in:

	· Proceeding
	DAC '98 Proceedings of the 35th annual Design Automation Conference
	Pages 382-387 ACM New York, NY, USA ©1998 table of contents ISBN:0-89791-964-5 doi>10.1145/277044.277149

	1998 Article
Bibliometrics
· Downloads (6 Weeks): 1 · Downloads (12 Months): 7 · Downloads (cumulative): 138 · Citation Count: 0

Tools and Resources

Buy this Article
Request Permissions
TOC Service:
- Email
- RSS
Save to Binder
Export Formats:
- BibTeX
- EndNote
- ACM Ref
Upcoming Conference:
- DAC '13

Share:

|

Tags: design design aids fanout optimization, gate-sizing, logic synthesis general measurement optimization performance theory types and design styles

Feedback | Switch to single page view (no tabs)

**Javascript is not enabled and is required for the "tabbed view" or switch to the single page view**

Powered by

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:

Adobe Acrobat

QuickTime

Windows Media Player

Real Player

The ACM Guide to Computing Literature

All Tags

Export Formats

Save to Binder