SIGN IN
SIGN UP
A performance study of out-of-order vector architectures and short registers
Full Text:
PDF
Buy this Article
Authors:
Luis Villa
Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya-Barcelona, Spain and Centro de Investigación en Cómputo, Instituto Politénico Nacional, Méx ...
Roger Espasa
Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya-Barcelona, Spain
Mateo Valero
Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya-Barcelona, Spain
Published in:
· Proceeding
ICS '98 Proceedings of the 12th international conference on Supercomputing
Pages 37-44
ACM
New York, NY
, USA
©1998
table of contents
ISBN:0-89791-998-X
doi>
10.1145/277830.277844
1998 Article
Bibliometrics
· Downloads (6 Weeks): 0
· Downloads (12 Months): 9
· Downloads (cumulative): 225
· Citation Count: 1
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
ICS'13
Share:
|
Tags:
array and vector processors
design
general
measurement
performance
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder