SIGN IN
SIGN UP
FPGA design experiences using the CSELT VIP (TM) library
Full Text:
Pdf
Buy this Article
Authors:
E. Filippi
CSELT- Centro Studi e Laboratori Telecomunicazioni, Via Guglielmo Reiss Romoli 274-10148 Torino, Italy
A. Montanaro
CSELT- Centro Studi e Laboratori Telecomunicazioni, Via Guglielmo Reiss Romoli 274-10148 Torino, Italy
M. Paolini
CSELT- Centro Studi e Laboratori Telecomunicazioni, Via Guglielmo Reiss Romoli 274-10148 Torino, Italy
M. Turolla
CSELT- Centro Studi e Laboratori Telecomunicazioni, Via Guglielmo Reiss Romoli 274-10148 Torino, Italy
1999 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 7
· Citation Count: 0
Published in:
· Proceeding
FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
ACM
New York, NY
, USA
©1999
table of contents
ISBN:1-58113-088-0
doi>
10.1145/296399.296511
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
FPGA '12
Share:
|
Tags:
design
gate arrays
general
performance
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder