SIGN IN
SIGN UP
Hierarchical placement directives for parametric IP blocks
Full Text:
PDF
Buy this Article
Authors:
James Hwang
Xilinx, San Jose, CA
Cameron Patterson
Xilinx, San Jose, CA
Sujoy Mitra
Xilinx, San Jose, CA
Published in:
· Proceeding
FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Page 250
ACM
New York, NY
, USA
©1999
table of contents
ISBN:1-58113-088-0
doi>
10.1145/296399.296517
1999 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 5
· Downloads (cumulative): 155
· Citation Count: 0
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
FPGA'14
Share:
|
Tags:
design
gate arrays
performance
placement and routing
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder