SIGN IN
SIGN UP
A timing-driven soft-macro resynthesis method in interaction with chip floorplanning
Full Text:
PDF
Buy this Article
Authors:
Hsiao-Pin Su
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan, ROC and Taiwan Semiconductor Manufacturing Company, Ltd., Hsin-Chu, Taiwan, ROC
Allen C.-H. Wu
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan, ROC
Youn-Long Lin
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan, ROC
Published in:
· Proceeding
DAC '99
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Pages 262-267
ACM
New York, NY
, USA
©1999
table of contents
ISBN:1-58113-109-7
doi>
10.1145/309847.309926
1999 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 4
· Downloads (cumulative): 190
· Citation Count: 3
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '13
Share:
|
Tags:
design
layout
management
placement and routing
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder