HAL II: a mixed level hardware logic simulation system

Full Text:

PDF

PDF

Buy this Article

Buy this Article

Authors:	Shigeru Takasaki	NEC Corporation 10, 1-chome, Nisshin-cho, Fuchu City, Tokyo, 183 Japan
	Tohru Sasaki	NEC-TOSHIBA Information Systems, Inc., Shiba, Minato-ku, Tokyo, Japan
	Nobuyoshi Nomizu	NEC Corporation 10, 1-chome, Nisshin-cho, Fuchu City, Tokyo, 183 Japan
	Hiroshi Ishikura	NEC Corporation 10, 1-chome, Nisshin-cho, Fuchu City, Tokyo, 183 Japan
	Nobuhiko Koike	NEC Corporation C&C Systems Labs., Kawasaki, Japan

	1986 Article
Bibliometrics
· Downloads (6 Weeks): 1 · Downloads (12 Months): 7 · Downloads (cumulative): 118 · Citation Count: 4

Published in:

· Proceeding

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference

Pages 581-587
IEEE Press Piscataway, NJ, USA ©1986
table of contents ISBN:0-8186-0702-5

Tools and Resources

Buy this Article
TOC Service:
- Email
- RSS
Save to Binder
Export Formats:
- BibTeX
- EndNote
- ACM Ref
Upcoming Conference:
- DAC '13

Share:

|

Tags: algorithms design design measurement performance simulation theory verification

Feedback | Switch to single page view (no tabs)

**Javascript is not enabled and is required for the "tabbed view" or switch to the single page view**

Powered by

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:

Windows Media Player

The ACM Guide to Computing Literature

All Tags

Export Formats

Save to Binder