SIGN IN
SIGN UP
A rule-based logic circuit synthesis system for CMOS gate arrays
Full Text:
PDF
Buy this Article
Authors:
Takao Saito
Fujitsu Laborarories Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan
Hiroyuki Sugimoto
Fujitsu Laborarories Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan
Masami Yamazaki
Fujitsu Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan
Nobuaki Kawato
Fujitsu Laborarories Ltd, 1015, Kamikodanaka, Nakahara-ku, Kawasaki 211, Japan
1986 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 7
· Downloads (cumulative): 156
· Citation Count: 0
Published in:
· Proceeding
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Pages 594-600
IEEE Press
Piscataway, NJ
, USA
©1986
table of contents
ISBN:0-8186-0702-5
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '13
Share:
|
Tags:
automatic synthesis
design
experimentation
gate arrays
measurement
memory technologies
performance
simulation
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder