SIGN IN
SIGN UP
A delay test system for high speed logic LSI's
Full Text:
Pdf
Buy this Article
Authors:
K. Kishida
Device Development Center, Hitachi Ltd. 2326, Imai Ome-shi, Tokyo 198, Japan
F. Shirotori
Device Development Center, Hitachi Ltd. 2326, Imai Ome-shi, Tokyo 198, Japan
Y. Ikemoto
Device Development Center, Hitachi Ltd. 2326, Imai Ome-shi, Tokyo 198, Japan
S. Ishiyama
Kanagawa Works, Hitachi Ltd., 2326, Imai Ome-shi, Tokyo 198, Japan
T. Hayashi
Hitachi Research Laboratory, Hitachi Ltd., 2326, Imai Ome-shi, Tokyo 198, Japan
1986 Article
Bibliometrics
· Downloads (6 Weeks): 1
· Downloads (12 Months): 4
· Citation Count: 9
Published in:
· Proceeding
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
IEEE Press
Piscataway, NJ
, USA
©1986
table of contents
ISBN:0-8186-0702-5
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '12
Share:
|
Tags:
design
measurement
performance
reliability, testing, and fault-tolerance
theory
types and design styles
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder