Power minimization derived from architectural-usage of VLIW processors

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: C. Gebotys Department of Electrical and Computer Engineering, Wilfrid Laurier University, Waterloo, Ontario Canada N2L 3G1
R. Gebotys
S. Wiratunga Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario Canada N2L 3G1
Published in:
Cover Image
 
· Proceeding
DAC '00 Proceedings of the 37th Annual Design Automation Conference
Pages 308-311
ACM New York, NY, USA ©2000
table of contents ISBN:1-58113-187-9 doi>10.1145/337292.337426
Power minimization derived from architectural-usage of VLIW processors Published by ACM 2000 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 9
· Downloads (cumulative): 185
· Citation Count: 5


Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder