SIGN IN
SIGN UP
Low power optimization technique for BDD mapped circuits
Full Text:
PDF
Buy this Article
Authors:
Per Lindgren
Luleå University of Technology, Luleå, Sweden
Mikael Kerttu
Luleå University of Technology, Luleå, Sweden
Mitch Thornton
Mississippi State University, Mississippi State, MS
Rolf Drechsler
University of Freiburg, Freiburg, Germany
2001 Article
Bibliometrics
· Downloads (6 Weeks): 4
· Downloads (12 Months): 13
· Downloads (cumulative): 228
· Citation Count: 6
Published in:
· Proceeding
ASP-DAC '01
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Pages 615-621
ACM
New York, NY
, USA
©2001
table of contents
ISBN:0-7803-6634-4
doi>
10.1145/370155.370564
Tools and Resources
Buy this Article
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
ASPDAC 2014
Share:
|
Tags:
design
electronics
experimentation
measurement
memory technologies
optimization
performance
theory
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder