SIGN IN
SIGN UP
Self-referential verification of gate-level implementations of arithmetic circuits
Full Text:
PDF
Buy this Article
Authors:
Ying-Tsai Chang
Novas Software, San Jose, CA
Kwang Ting
University of California, Santa Barbara, CA
Published in:
· Proceeding
DAC '02
Proceedings of the 39th annual Design Automation Conference
ACM
New York, NY
, USA
©2002
table of contents
ISBN:1-58113-461-4
doi>
10.1145/513918.513998
2002 Article
Bibliometrics
· Downloads (6 Weeks): 0
· Downloads (12 Months): 3
· Citation Count: 2
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '12
Share:
|
Tags:
algorithms
arithmetic circuit verification
verification
verification
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder