Power efficiency of voltage scaling in multiple clock, multiple voltage cores

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: Anoop Iyer Carnegie Mellon University, Pittsburgh, PA
Diana Marculescu Carnegie Mellon University, Pittsburgh, PA
Published in:
Cover Image
 
· Proceeding
ICCAD '02 Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Pages 379-386
ACM New York, NY, USA ©2002
table of contents ISBN:0-7803-7607-2 doi>10.1145/774572.774629
Power efficiency of voltage scaling in multiple clock, multiple voltage cores Published by ACM 2002 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 38
· Downloads (cumulative): 558
· Citation Count: 28


Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder