Low-power design methodology for an on-chip bus with adaptive bandwidth capability

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: Rizwan Bashirullah North Carolina State University, Raleigh, NC
Wentai Liu University of California, Santa Cruz, CA
Ralph K. Cavin Semiconductor Research Corporation, Research Triangle Park, NC
Published in:
Cover Image
 
· Proceeding
DAC '03 Proceedings of the 40th annual Design Automation Conference
Pages 628-633
ACM New York, NY, USA ©2003
table of contents ISBN:1-58113-688-9 doi>10.1145/775832.775990
Low-power design methodology for an on-chip bus with adaptive bandwidth capability Published by ACM 2003 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 3
· Downloads (12 Months): 10
· Downloads (cumulative): 342
· Citation Count: 6


Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder