SIGN IN
SIGN UP
Designing mega-ASICs in nanogate technologies
Full Text:
PDF
Buy this Article
Authors:
David E. Lackey
IBM Microelectronics Division, Essex Junction, VT
Paul S. Zuchowski
IBM Microelectronics Division, Essex Junction, VT
Juergen Koehl
IBM Microelectronics Division, Essex Junction, VT
Published in:
· Proceeding
DAC '03
Proceedings of the 40th annual Design Automation Conference
ACM
New York, NY
, USA
©2003
table of contents
ISBN:1-58113-688-9
doi>
10.1145/775832.776029
2003 Article
Bibliometrics
· Downloads (6 Weeks): 2
· Downloads (12 Months): 11
· Citation Count: 1
Tools and Resources
Buy this Article
Request Permissions
TOC Service:
Email
RSS
Save to Binder
Export Formats:
BibTeX
EndNote
ACM Ref
Upcoming Conference:
DAC '12
Share:
|
Tags:
advanced technologies
algorithms
design
design productivity
economics
layout
management
measurement
methodology
placement and routing
power management
reliability
signal integrity
system-on-chip
time to market
verification
vlsi
Feedback
|
Switch to
single page view
(no tabs)
**Javascript is not enabled and is required for the "tabbed view" or switch to the
single page view
**
Powered by
The ACM Guide to Computing Literature
All Tags
Export Formats
Save to Binder