Inter-procedural stacked register allocation for itanium® like architecture

Full Text: PDFPDF Buy this ArticleBuy this Article
Authors: Liu Yang Institute of Computing Technology, CAS, Beijing, P.R.China
Sun Chan Microprocessor Research Labs, Intel Labs,Santa Clara,CA
G. R. Gao University of Delaware
Roy Ju Microprocessor Research Labs, Intel Labs,Santa Clara,CA
Guei-Yuan Lueh Microprocessor Research Labs, Intel Labs,Santa Clara,CA
Zhaoqing Zhang Institute of Computing Technology, CAS, Beijing, P.R.China
Inter-procedural stacked register allocation for itanium® like architecture Published by ACM 2003 Article
Bibliometrics Data  Bibliometrics
· Downloads (6 Weeks): 0
· Downloads (12 Months): 8
· Downloads (cumulative): 145
· Citation Count: 2

Published in:
Cover Image
 
· Proceeding
ICS '03 Proceedings of the 17th annual international conference on Supercomputing
Pages 215-225
ACM New York, NY, USA ©2003
table of contents ISBN:1-58113-733-8 doi>10.1145/782814.782844

Tools and Resources

Share:

|
feedback Feedback | Switch to single page view (no tabs)

Powered by The ACM Guide to Computing Literature


The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2013 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player
The ACM Guide to Computing Literature
All Tags
Export Formats
 
 
Save to Binder